4h ago

Sr. Design Verification Engineer (Silicon Engineering)

Sunnyvale, CA

$170,000-$230,000 / year

full-timeseniorSpace and Satellite Communications

Tech Stack

Description

You will work alongside cross-disciplinary teams to develop cutting-edge ASICs for SpaceX's Starlink network, contributing to connectivity solutions. Your role involves digital ASIC verification from block to system level.

Requirements

  • Bachelor's degree in electrical engineering or computer engineering
  • 5+ years of experience with design verification and test bench development
  • Experience with UVM/OVM/VMM verification methodologies
  • Strong object-oriented programming knowledge
  • Constrained random verification expertise

Responsibilities

  • Digital ASIC verification at block and system level
  • Write and review test plans, develop test harnesses and test sequences
  • Test plan execution, running regressions, code and functional coverage closure
  • Pre-silicon verification, chip bring-up and post-silicon validation
0 views 0 saves 0 applications