23h ago

Senior DV Engineer

Saratoga, CA

โœจ $150k-$220k / yearest.

full-timesenioraerospace

๐Ÿ›  Tech Stack

๐Ÿ’ผ About This Role

You'll verify custom ASICs for satellite and wireless telephony at E-Space, a company building a low Earth orbit space system for IoT. Your core impact is ensuring design quality and functionality through advanced verification. You'll use AI assistance to accelerate your work.

๐ŸŽฏ What You'll Do

  • Write verification tests using UVM methodology.
  • Develop and debug Verilog/SystemVerilog testbenches.
  • Run simulations and analyze coverage results.
  • Collaborate with design team on verification closure.

๐Ÿ“‹ Requirements

  • Verilog and SystemVerilog proficiency
  • UVM architecture and methodology knowledge
  • 4+ years of design verification experience
  • Scripting in Perl, Python, or bash

โœจ Nice to Have

  • VHDL experience
  • Experience with wireless or satellite ASICs

๐ŸŽ Benefits & Perks

  • ๐Ÿ’ป AI assistance to accelerate work
  • ๐Ÿข Onsite work in Saratoga, CA

๐Ÿ“จ Hiring Process

Estimated timeline: 2-4 weeks ยท AI estimate

  1. 1Recruiter screenยท 30 min
  2. 2Technical phone interviewยท 60 min
  3. 3Onsite interviewsยท 4 hours
0 0 0